mewin/glm
1
0
Fork 0
Code Releases Activity

Fixed GCC and clang build

Browse Source
This commit is contained in:
Christophe Riccio 2017-08-15 16:12:54 +02:00
parent bacbc2ab99
commit c68940224a
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
test/gtc/gtc_bitfield.cpp
View File

@ -396,7 +396,7 @@ namespace bitfieldInterleave
__m128i Result; __m128i Result;
_mm_store_si128(&Result, Reg1); _mm_store_si128(&Result, Reg1);
return Result.m128i_u64[0]; return *reinterpret_cast<glm::uint64*>(&Result);
} }
inline glm::uint64 sseUnalignedBitfieldInterleave(glm::uint32 x, glm::uint32 y) inline glm::uint64 sseUnalignedBitfieldInterleave(glm::uint32 x, glm::uint32 y)
@ -450,10 +450,10 @@ namespace bitfieldInterleave
Reg2 = _mm_slli_epi32(Reg1, 1); Reg2 = _mm_slli_epi32(Reg1, 1);
Reg2 = _mm_srli_si128(Reg2, 8); Reg2 = _mm_srli_si128(Reg2, 8);
Reg1 = _mm_or_si128(Reg1, Reg2); Reg1 = _mm_or_si128(Reg1, Reg2);
__m128i Result; __m128i Result;
_mm_store_si128(&Result, Reg1); _mm_store_si128(&Result, Reg1);
return Result.m128i_u64[0]; return *reinterpret_cast<glm::uint64*>(&Result);
} }
#endif//GLM_ARCH & GLM_ARCH_SSE2_BIT #endif//GLM_ARCH & GLM_ARCH_SSE2_BIT